

## PERFORMANCE OF T FLIP FLOP USING CMOS 90 nm TECHNOLOGY

Akshay Malhotra\*  
Rajesh Mehra\*\*

### Abstract

Article Received: 15<sup>th</sup> July, 2018  
Article Revised: 20<sup>th</sup> July, 2018  
Article Accepted: 25<sup>th</sup> July, 2018

### Keywords:

Area;  
CMOS FET;  
layout,  
Power;  
Sequential Circuits;  
T flip-flop.

This paper presents designing T Flip Flop to reduce power and area using 90nm Technology. Two designs for T Flip Flop have been proposed namely fully automatic and semi custom. In fully automatic design inbuilt active devices are used along with auto routing and placements. In semi custom design inbuilt active devices are used with optimized manual routing and placement. The proposed schematic in case of fully automatic approach is designed by using DSCH and its equivalent layout is created using microwind. While in the case of semi custom approach optimized layout is created with microwind. It can be observed from the simulated results that power is reduced by 76% and area consumption is improved by 9% in case of semi-custom design as compared to fully automatic design

Copyright © 2018 International Journals of Multidisciplinary Research Academy. All rights reserved.

### Author correspondence:

1. Akshay Malhotra\*,  
ME Scholar  
National Institute of Technical Teachers Training and Research, Chandigarh, 160019, UT, India

Corresponding Author Email Id: [malhotraaki3@gmail.com](mailto:malhotraaki3@gmail.com)

### 1. Introduction

Sequential circuits are circuits in which output is determined by current inputs as well as past inputs and thus they require memory. The combinational circuit doesn't use any memory. Hence the input of previous state doesn't have any effect on the circuit's present state. Memory is present in sequential circuits so output can vary based on given input. Previous input, output, clock and a memory element are used by these type of circuits. Sequential circuit designs use flip-flops or latches, which are sometimes called memory elements that hold data. Sequential circuits are sorted as bistable, mono stable and astable. Bistable states have two stable states, either of them can be attained as per given conditions. Among the group of sequential circuits, the bistable circuits are the most popular ones. All basic elements like flip-flops, registers and memory elements fall in this category [1,2].

\*\*Dr. Rajesh Mehra is presently Head of Electronics and Communication Engineering Department at National Institute of Technical Teacher Training & Research, Chandigarh, India. He has received his Doctor of Philosophy and Masters Degree in Electronics & Communication Engineering from Punjab University, Chandigarh, India. Dr. Mehra has completed his Bachelor of Technology from NIT, Jalandhar, India. Dr. Mehra has 22 years of Academic Experience along with 10 years of Research Experience. He has nearly 500 publications in Refereed Peer Reviewed International Journals and International Conferences. Dr. Mehra has guided more than 100 PG scholars for their ME thesis work and also guiding 03 independent PhD scholars in his research areas. His research areas include VLSI Design, Digital Signal & Image Processing, Renewable Energy and Energy Harvesting. He has authored one book on PLC & SCADA. Dr. Mehra is senior member IEEE and Life member ISTE.

Very-large-scale integration (VLSI) is the procedure of making an integrated circuit (IC) by integrating many transistors into a single chip. All basic elements like flip-flops, registers and memory elements fall in this category[3]. When VLSI technology wasn't introduced, ICs could only perform specific or limited set of functions. ICs have advantage of speed, size and power consumption over digital circuits. We have number of different IC fabrication technologies. The most important difference between technologies is the types of transistors they can produce[4]. MOSFETs offer the advantage of drawing almost zero control current while idle. They come in two variants: pMOS and nMOS using n- and p-type dopants respectively. An individual CMOS transistor consumes very little energy each time it switches on, the huge amount of transistors switching at very high speed rate makes power utilization a major design consideration. In this paper the estimation of SR flip-flop's performance is done based on area measured.

T Flip Flop or Toggle Flip – flop is made to prevent the upcoming intermediate state in SR flip – flop, only one input is provided to the flip – flop called Trigger input or Toggle input (T). This flip – flop performs similar to as a Toggle switch. Toggling means to toggle or to change the next state output to complement the present state output.

Design of T flip – flop can be made by simply making modifications to JK flip – flop. The T flip – flop is a single input device, thus by connection of J and K inputs together and providing them single input called T, a JK flip – flop is converted into T flip – flop. So a T flip – flop is also called single input JK flip – flop.

The logical diagram of T flip – flop is shown below. It has one Toggle input (T) & one clock signal input (CLK).




Figure 1. Symbol of T Flip Flop

The Truth table of T flip flop is also shown as Table 1

T	$Q_n$	$Q_{n+1}$
0	0	0
1	0	1
0	1	1
1	1	0

Table 1. Truth Table of T Flip-Flop

The characteristic equation of T Flip Flop is given by:

$$Q_{n+1} = T \bar{Q}_n + T' Q_n$$

## 2. Objective of Study:

To reduce the power consumed and area covered by the circuit to give the desired result.

### 3. Research Method:

The easiest of the schematic of a T flip – flop is with JK flip – flop. The J and K input of the JK flip – flop are connected with each other and given the T input. The logic circuit hence created of T flip – flop from a JK flip – flop is shown below in Figure 2 as a schematic in DSCH.




Figure 2. Diagram of NAND-based T flip flop circ




Figure 3. Simulation of Nand based T Flip Flop

JK flip flop's modified form results in T Flip Flop. The Q and  $\bar{Q}$  represents the output states of the flip-flop. Accordingly, based on the input the output changes its state. All these can occur only in the presence of the clock signal. Thus, works unlike to SR flip Flop & JK flip-flop for the complimentary inputs. T Flip Flop only has this toggling feature.




Figure 4. Timing diagram of fully automatic

In first method the schematic of SR flip-flop is designed, with the help of Microwind software the auto generated layout of SR flip-flop is created, afterwards simulation is done. In this, 90nm foundry is selected. The figure 2 represents the auto generated layout




Figure 2. Auto generated SR flip-flop

The layout is checked for DRC and if there no error is generated then simulated result appears. Later generated timing waveforms are verified by comparing to the circuit operation. The power generated is shown by the simulated result. The figure 3 shows the timing diagram of this automatic layout.




Figure 3. Timing Diagram of Automatic Generated Layout




Figure 4. Voltage vs Current graph for fully automatic

The power and area consumed by this layout is measured. Here the consuming power is  $9.140 \mu\text{W}$ . Area required for this particular layout is  $47.6 \mu\text{m}^2$ . Width is  $6.8 \mu\text{m}$  (114 lambda) and height is  $7.0 \mu\text{m}$  (116 lambda).

Secondly we prepare layout using semicustom approach. In semicustom approach the transistors are inbuilt, In this approach connections are made by following the lambda design rules. There is slight possibility of power reduction. Figure 5 represents the layout using semicustom approach




Figure 5 Semi custom Layout of T flip-flop

Checking of DRC is done in semi custom layout and if there is no error present in the layout, the circuit is simulated successfully and respective results are generated as timing waveforms. Verification of generated timing waveforms are done with the truth table or operation of original circuit. Figure 6 shows the timing diagram of semicustom layout.

Further voltage and current relation in semi custom layout is simulated to get the comparison of current and voltage. Figure 7 shows the simulated relationship.




Figure 6. Timing diagram of semi custom layout

The power observed from this particular simulation done in Figure 6, is 2.148  $\mu$ Watt, more than automatic layout. And area is calculated from the properties. Here the width is 5.3  $\mu$ m (89 lambda) and height is 8.0  $\mu$ m (134 lambda). In semicustom layout area is 42.9  $\mu$ m<sup>2</sup>




Figure 7. Voltage vs Current graph for semi custom design

#### 4. Results and Analysis

The performance of proposed semi custom layout is compared with automated layout. The performance parameters being Area and Power. Through above results a comparative study can be done between the two designing approaches. Table 2 shows the comparative analysis.

Approach	Area( $\mu\text{m}^2$ )	Power( $\mu\text{Watt}$ )
Fully Automatic	47.6 $\mu\text{m}^2$	9.140 $\mu\text{Watt}$
Semi custom	42.9 $\mu\text{m}^2$	2.148 $\mu\text{Watt}$

Table 2 Analysed Table

Comparative analysis table shows power of semi automatic layout approach decreases. In terms of area the semi custom layout has better performance among the two design approaches.




Figure. 8 Bar graph Comparison

From the above comparison we observed, there is a reduction of 76% in power for semicustom layout generated in comparison to fully automatic layout and reduction of 9% in terms of area consumed. More area is required in auto generated approach. Comparative analysis in terms of area is done, which indicates that semi customized layouts have less area than auto generated.

#### 5. Conclusion

Through above result analysis it is clear that semi customized layout is better than auto generated layout by 6.992  $\mu\text{W}$  in terms of power and 4.7  $\mu\text{m}^2$  better in terms of area consumption.

#### References

- [1] Kaphungkui N K, "Design of low-power, high performance flip-flops" Int. Journal of Applied Sciences and Engineering Research (IJASER), Vol. 3, 2014
- [2] Soheil Ziabakhsh and Meysam Zoghi, "Design of a Low-Power High-Speed T-Flip-Flop Using the Gate-Diffusion Input Technique", 17th Telecommunications forum TELFOR, pp.1470-1473, November 2009
- [3] Sung- Mo Steve Kang , Yusuf Leblebici (McGraw \_Hill), "CMOS Digital Integrated Circuits Analysis and Design", pp.312-328.
- [4] Amit saxsena, Deeptisinghal, "Design and implementation of adiabatic based low power Logic Circuit", International Research of Engineering and Technology (IRJET), Volume 2, pp. 498-504, May 2015
- [5] Pushap Raj, Rajesh Mehra, "Performance and analysis of T flip flop using 90nm CMOS Technology", International Journal of Electrical and Electronics Engineers, Volume 07, Issue 01, pp. 192-198, Jan- June 2015
- [6] Anjana S, Rajesh Mehra "Design and Implementation of SR flip flop for efficient Power using 90nm CMOS Technology" International Journal of Scientific Research Engineering & Technology (IJSRET), Volume- 4, pp.480-483, May 2015
- [7] Pinki & Rajesh Mehra, "Design of Low Power High Performance JK Flip Flop" International Journal of Scientific Research Engineering & Technology (IJSRET), pp. 14-15 ,March 2015.
- [8] Pranay kumar rahi Pranay Kumar Rahi,Shashi Dewangan, Tanuj Yadavand Md Muzaherul Haque "Design Simulation and Preferences Analysis of JK Flip Flop Using Various CMOS Techniques" International Journal for Research in Emerging Science and Technology(IJERST), Volume-2, pp. 169-172, May-2015.
- [9] Pratiksha Gupta, Dr. Rajesh Mehra, "Low Power Design of Sr Flip Flop Using 45nm Technology", IOSR Journal of VLSI and Signal Processing (IOSR-JVSP), Volume 6, Issue 2, pp. 54-57, Mar-Apr 2016.
- [10] Upwinder Kaur, Rajesh Mehra, "Low Power CMOS Counter Using Clock Gated Flip-Flop" International Journal of Engineering and Advanced Technology (IJEAT), Volume-2, Issue-4, pp. 796-798, April 2013.
- [11] K.Rajasri, A.Bharathi, M.Manikandan, "Performance of Flip-Flop Using 22nm CMOS", International Journal of Innovative research in computer and communication engineering, Vol 2,Issue 8, pp. 5272-5276, August 2014.
- [12] CMOS Vlsi design by Neil H.E Weste, David Harris, Ayan Banerjee (PearsonEducation) pp 1-4.

- [13] Mano, M. Morris; Kime, Charles R. (2004). *Logic and Computer Design Fundamentals, 3rd Edition*. Upper Saddle River, NJ, USA: Pearson Education International. pp. 283-290
- [14] Divya Aggarwal, "Review of Flip-Flop", *Journal of Basic Applied and Engineering Research*, Vol 1, Number 10, pp 4-19, October 2014
- [15] *Modern VLSI design* by Wayne Wolf (Pearson education), 2<sup>nd</sup> edition, pp. 300-355.