

## NOVAL ITERATIVE SUPERLINEAR-CONVERGENCE SVD MECHANISM FOR MIMO-OFDM

Sankarayya.s\*

Jenopaul. P\*\*

---

### **Abstract—**

*In this paper, we propose a singular value decomposition (SVD) algorithm with superlinear-convergence rate, which is suitable for the beamforming mechanism in MIMO-OFDM channels with short coherent time, or short training sequence. The proposed superlinear-convergence SVD (SL-SVD) algorithm has the following features: 1) superlinear-convergence rate; 2) the ability of being extended smaller numbers of transmit and receive antennas; 3) being insensitive to dynamic range problems during the iterative process in hardware implementations; and 4) low computational cost. We verify the proposed design by using the VLSI implementation with CMOS 90 nm<sup>2</sup> technology. The post-layout result of the design has the feature of 0.48core area and 18mW power consumption. Our design can achieve 7 M channel-matrices/s, and can be extended to deal with different transmit and receive antenna sets*

**Key words—**Beamforming, multiple-input multiple-output(MIMO)-orthogonal frequency division multiplexing (OFDM), precoding, singular value decomposition (SVD), superlinear.

---

\* currently pursuing M.E in Anna University Chennai

\*\* Associate Professor , Dept of Electronics&Communication Engineering, PSN college of Engineering and technology, Tamilnadu, india.

## I. INTRODUCTION

The demand of high-throughput wireless transmissions, such as IEEE 802.11n WLAN systems and IEEE 802.16e WiMAX systems, continues to grow. The antenna arrays at both transmitter and receiver construct multiple-input multiple-output (MIMO) transceivers to enhance the data throughput significantly. In MIMO orthogonal frequency division multiplexing (MIMO-OFDM) wireless systems, the data streams can be demultiplexed into several substreams transmitted by different antennas to improve the bit-error-rate (BER) or throughput performance of the overall communication system by utilizing the transmit diversity.

The singular value decomposition (SVD) of the channel matrix in MIMO-OFDM system is proved to be able to derive the singular vector matrix for optimum linear precoding and linear receivers [1]. In modern MIMO-OFDM communication systems with high-throughput requirement, such as IEEE 802.11n, the time interval of sending the precoding matrix to the transmitter is specified [2].

In other words, the time for the SVD of one complex matrix is limited to about 400 ns. When the channels have short coherent time, the information derived by SVD should be sent from the receiver to the transmitter as soon as possible to keep the beamforming performance. The decomposing time and accuracy will therefore greatly affect the beamforming performance.

The right singular vector matrix derived from the SVD results of the channel matrix is the optimal precoding matrix for linear detectors such as zero-forcing (ZF) and minimum mean square error (MMSE) detectors [3]. There have been researches about the SVD algorithms for MIMO-OFDM applications. Traditional power iterative algorithm [4] can also be used to solve the SVD problem. However, it has only linear-convergence rate. It will be much slower when the channel matrix has multiple similar singular values. An algorithm of updating the singular vectors of the channel matrix by periodic pre- and post-multiplication by Jacobi rotation matrices was proposed in [5] with high computational cost. In [6], the authors proposed an adaptive SVD algorithm with practical hardware implementations in [7] for MIMO applications without channel state information (CSI). Nevertheless, their convergence time requires hundreds of samples per channel matrix. The disadvantage of long convergence time is not suitable for MIMO channels with short coherent time or short training sequence. Another adaptive SVD beam forming algorithm with perturbation theory was also proposed in [8]. Nevertheless, the computational cost is also high. The algorithm in [8] with iterative division will apparently cause

performance degradation in practical hardware implementations with severe quantization effect. In [9], a hardware efficient SVD algorithm VLSI architecture for steering matrix computation was proposed. It utilizes bidiagonalization, diagonalization, and Givens rotation to achieve high processing throughput. The resulting VLSI implements with 0.18μm technology requires 3.3 microsecond to complete the SVD of one complex matrix, which is still more than 8 times the critical requirement (i.e., 400 ns) in IEEE 802.11n systems. In addition, the algorithms mentioned above have only linear convergence speeds. Hence, these algorithms may not be suitable for the MIMO channels with short coherent time, or short response time requirement with the specification in the MIMO OFDM systems.

In this work, we propose a superlinear-convergence SVD (SL-SVD) algorithm and architecture with four features. 1) The property of superlinear-convergence rate makes it at least 25 times faster than the referenced works. 2) The ability of being extended to smaller numbers of transmit and receive antennas without hardware overhead. 3) The proposed SL-SVD is insensitive to the dynamic range problems during the iterative process. Only 10-bit precision is required with the system simulation in the IEEE 802.11n systems. It leads to small area, short critical path, and over five times better normalized area efficiency in VLSI implementations compared with related works. 4) The comparison of the computational cost in Section IV shows the proposed SL-SVD to have at least 25% complexity reduction compared with other algorithms of [7] and [9]. At last, we implement the hardware of the SL-SVD beamforming algorithm in 90 nm technology. The chip has the feature of 0.48 core area and 18 mW power consumption. It not only achieves 7 M channel-matrices/s, 140 ns per matrix equivalently, which satisfies the critical specification of 400 ns per matrix in the IEEE 802.11n systems. In addition, the proposed SL-SVD design is also able to be extended to deal with different transmit and receive antenna sets. Besides, the postlayout simulation is also verified by commercial electronic design automation (EDA) tools. The paper is organized as follows. The system model is described in Section II, and the details of the operation of the proposed SL-SVD algorithm are presented in Section III. The simulation, architecture design, and VLSI implementation results are presented in Sections V.



$$r = U \sum V^H s + n \quad (6)$$

Multiplying  $U^H$

on both sides, (6) can be rewritten as

$$r' = \sum s' + n' \quad (7)$$

where  $r' = U^H r$  and  $s' = V^H s$ , and  $n' = U^H n$  distribution of  $n'$ , is invariant under unitary transformation. It means that the multiplication of the AWGN by a unitary matrix does not cause any noise enhancement. The multiantenna channel is equivalent to  $\min(N_t, N_r)$  independent parallel Gaussian subchannels at most. Each subchannel has a gain, which is the singular value of the channel matrix  $H$ .

### III. THE PROPOSED SL-SVD ALGORITHM

Our goal is to develop an iterative SVD algorithm with high convergence rate with acceptable computational cost. Most iterative SVD algorithms try to reduce the computational cost in each iteration, however the number of required iteration times is enlarged. If we can greatly reduce the entire computation time by increasing moderate computational cost in each iteration, the overall computational cost which can be lowered with even higher convergence rate. The proposed SL-SVD has the property of superlinear-convergence rate and the detailed procedures are described in the following subsections.

#### A. Initial Stage and Iterative Process

To handle MIMO-OFDM channels with short coherent time or short training sequence, we propose a superlinear-convergence SVD (SL-SVD) algorithm for closed-loop beamforming. From (2), the results of the SVD process consist of singular values and singular vectors. The main idea of the proposed SL-SVD algorithm is to derive the singular vectors prior to singular values. Deriving singular vectors first has a significant advantage that we only have to care about the direction of the singular vector but not the norm.

In the proposed SL-SVD algorithm, we do not compute the decomposition directly. Instead,

we derive the direction of the right singular vectors by iterative computation. The convergence rate is enhanced by using the matrix multiplications iteratively. At the same time, we apply the proposed adaptive binary shift mechanism to prevent the growth of the dynamic range during the iterative multiplication. Unlike the traditional power iteration method [4], adaptive method [8] and [6], this work provides higher convergence rate of deriving the results of SVD, and needs only 10-bit precision for the variables during the iterative computation in our simulations in Section V.

To simplify the SVD problem from three unknown matrices,  $U, \Sigma,$  and  $V$ , to two unknown matrices, we firstly define the initial matrix  $P_1(0)$

$$P_1^{(0)} = k_{1,0} \cdot H^H H = K_{1,0} V \Sigma^2 V^H = K_{1,0} \sum_{i=1}^{N_t} v_i v_i^H \quad (8)$$

$P_i(n)$  and  $K_{i,n}$  the updating matrix and arbitrary non zero coefficients after the  $n$ th iteration of the proposed algorithm for deriving the  $i$ th singular vector  $V_i$ . The value of the maximum iteration number,  $n$ , can be defined in advance. We only have to solve two unknown matrices,  $\Sigma$  and  $v$

#### b. Deflation

After  $v_{\square_1}$  is found out, the correlated components  $v_{\square_1}$  of in  $P_1^{(0)}$  should be eliminated for deriving the next estimated singular vector  $V_{\square_2}$ . The singular vectors  $V_{\square_i}$ 's have two properties as follows:

$$\text{Summation property} : \sum_{i=1}^{N_t} v_{\square_i} v_{\square_i}^H = I_{N_t} \quad (9)$$

And

$$\text{Orthogonal property} : v_{\square_i}^H v_{\square_j} = 0, A \ i \neq j \quad (10)$$

where  $I_{N_t}$  is an  $N_t \times N_t$  identity matrix

#### C. Left Singular Vector and Singular Value Matrix Derivation



After the matrix  $V$  is derived, we multiply the channel matrix  $H$  with  $V$

$$\begin{aligned} T=HV &= [Hv_1 \ Hv_2 \ \dots \ Hv_{N_t}] \\ &= (U\Sigma V^H)V = U\Sigma = U\Sigma \end{aligned} \quad (11)$$

Equivalently, the column vector of  $T, Hv$ , can be obtained after deriving each  $v_i$ . The estimated singular values and left singular vectors can be derived as

$$\begin{aligned} \sigma_i &= \|T(:, i)\|_2 \\ U_{:,i} &= U(:, i) = [T(:, i)] / [\|T(:, i)\|_2] \end{aligned} \quad (12)$$

Where  $U$  and  $\Sigma$  are the estimated matrix of singular values and the estimated left singular vectors respectively. By computing the norm of each column in  $H$ . And normalizing the column vectors, we then derive  $\Sigma$  and  $U$  without any iterative multiplication.

Note that the main computations and storage needed are related to the matrix  $V$ , and only small word length required in the iterative multiplication due to the proposed adaptive binary shift mechanism so as to reduce the critical path and the hardware needed at the same time. The computation of  $\Sigma$  and  $U$  requires no iterative process and is outside the loop, which indicates we can use greater wordlength to store the values of  $\Sigma$  and  $U$  for higher overall accuracy without increasing much hardware overhead or lengthening the critical path.

#### D. Orthogonality Reconstruction (OR)

In practical hardware implementations, all the elements will be expressed in finite precision. The orthogonal property among singular vectors, column vectors of  $U$  and  $V$ , will be corrupted and induce the interferences among transmitted substreams. We will then propose an operation called OR to preserve the most orthogonality. Applying SVD to the channel matrix  $H$ , we can learn that

$$\Sigma = UHHV \quad (13)$$

The corruption property among singular vectors will cause nonzero value of off-diagonal entry of diagonal matrix  $\Sigma$ . Such nonzero off-diagonal entries will cause interference among each antenna and inaccurate singular values which bring BER degradation. The corruption of orthogonal property among singular vectors should be carefully handled. However, in fixed point design, this property is corrupted by quantization error and inaccurate deflation due to the finite precision. Especially, error propagation induced by deflation stage may cause a fatal error to orthogonal property among singular vectors. Take two singular vectors as an example

$$V_i^H V_j = \epsilon, \quad i \neq j \quad (14)$$

where  $V_i$  and  $V_j$  are two orthogonal singular vectors. If  $V_i$  and  $V_j$  have perfect orthogonal property,  $\epsilon$  should be equal to zero. If the orthogonal property of  $V_i$  and  $V_j$  are destroyed by quantization error, the value of  $\epsilon$  is near to the accuracy which fixed point can represent. However, error propagation induced by deflation stage may lead  $\epsilon$  become hundreds times of system accuracy. The destruction of orthogonal property among singular vectors caused by quantization error may not be prevented. However, we can use orthogonality reconstruction for fixed point operation to eliminate the destruction caused by deflation stage and improve the performance.

For orthogonality reconstruction, first we consider the data flow in Fig. 1. Notice that  $V_1$  corresponding to the greatest singular value does not suffer from the errors caused by the deflation operation. While  $U_i$ 's, for all  $i > 1$  eliminate the inaccurate remaining part on previously derived singular vectors by applying Gram-Schmidt process respect to  $V_1 \sim V_{i-1}$ . The operation can be expressed as

$$q_1 = v_1 \quad (15)$$

$$q_i = v_i = \sum_{k=1}^{i-1} (v_{oc,k}^H v_i) v_{oc,k}, \quad \text{for } i \geq 2, \quad (16)$$

$$v_{oc,i} = q_i / (\|q_i\|_2) \quad (17)$$



After applying orthogonality reconstruction to all column vectors of  $V$ , the most interferences caused by inaccurate deflation process can be avoided. In most cases

$$\|q_i\|_2 \approx 1 \quad (18)$$

E. Algorithm Flow and the Architecture

Fig. 1 shows the flow chart of the proposed SL-SVD algorithm in this paper. The detailed steps will be listed as follows,




Fig. 1. The flowchart of the proposed

superlinear-convergence SVD algorithm

Step 1) Given the complex channel matrix  $H$ .

step 2) Derive the updating matrix  $P_k(0)$  of the right singular vector corresponding  $K$  th singular value and perform the matrix multiplication.

Step 3) Use adaptive binary shift to approach the desired singular vector under the constraint of wordlength precision.

Step 4) Check if the set maximum iteration number (chosen to be 4 for the worst case of  $4 \times 4$

matrices according to the simulation results in Section V) is reached or not. Go back to Step 3 if the condition is not satisfied, or else go to Step 5.

Step 5) Perform the deflation operation.

Step 6) Check if all singular vectors are solved or not. If not, go to Step 2, otherwise perform OR operation and go to Step 7. (For a 4 4 matrix, only 3 OR operation is


Step 7) Derive the results of  $U$ ,  $\Sigma$ ,  $V$  and .

#### IV. ARCHITECTURE DESIGN

The overall architecture of the hardware design is shown in Fig. . It is mainly composed of four parts: 1) matrix array multiplication for iterative multiplication and deflation; 2) matrix-vector multiplier for orthogonal reconstruction; 3) pipelined vector normalization for deriving singular values and vectors; and 4) specific control circuits and storages of right singular vectors before or after OR operation. We can derive the desired singular values, left, and right singular vectors after the proposed iterative processing. In Fig. (a), the matrix-matrix multipliers are designed for the matrix multiplication. The inputs are two matrices and the output is an upper triangular matrix due to its Hermitian property so that the iterative multiplication cost can be reduced by half without performance degradation. For ancomplex are required in the matrix-matrix multiplication block. In addition to the iterative multiplication, the deflation operation can also be executed with these multipliers. The function of A.B.S is designed to solve the problem of the exponentially growing values in the matrix during iterative multiplication. As shown in (19), a delicate binary shift is applied to the whole matrix after each iteration according to the magnitudes of the diagonal elements. The A.B.S. block is simplified to be multiplexers and XOR gates only

In Fig. (b), the matrix-vector multipliers can be utilized in the phase of orthogonal reconstruction by Gram-Schmidt process and computation of . As described , two cycles are required to obtain the results of OR operation. In Fig. (c), the pipelined vector normalization can be decomposed to be: square of the vector 2-norm, inverse square root, square root, and vector scaling. The digit-by-digit calculation and digit recurrence algorithm in are adopted for implementing the square root and inverse square root operations, respectively. This block can be used to obtain the normalized left and right singular vectors. The singular values can also be

derived with the square root function.



The straightforward implementations of inverse square root and square root functions are applied in our design, and the equivalent gate counts are about 9 and 0.8 k, respectively. These two function blocks are hardware

expensive and occupy about 6% area over the entire design. Although straight implementations for inverse square root and square root functions are employed in this work, the CORDIC operation is feasible to mitigate the cost of the square root function. The storages of left singular vectors before or after OR operation is shown in Fig. 10(d). With dedicate task arrangement, the storages of the right singular vectors can be outputted for OR operation or computation. The fine-tuned results of right singular vectors can also be stored after OR operation

The postlayout analysis of the proposed SL-SVD engine is obtained by using Verilog HDL codes synthesized with the standard cell library of UMC 90 nm 1P9M Low-K process in a core size 0.48at 182-MHz operating frequency. The power consumption is evaluated with Synopsys Prime Power in 4X 4 antenna mode. To meet the specification of IEEE 802.11n standard, the proposed SL-SVD engine can support 16 antenna modes. For the application to IEEE 802.11n standard, we use the SVD engine to serially decompose all the channel matrices all subcarriers.

Chip results show that the latency of our SL-SVD engine for 128 subcarrier MIMO-OFDM system is about 0.3% of WLAN coherence time [14] to prevent time-varying channel.







Fig. 2. (a) Matrix-matrix multiplication and A.B.S. (b) Matrix-vector multiplication. (c) Pipelined vector normalization. (d) Storages of right singular vectors

The SVD of one complex channel matrix foiiwing to the super linear-convergence property of proposed SL-SVD. In successsive matrix processing, the equivalent processing time required for each matrix can even be reduced to 90 ns. The normalized area efficiency is five times better than the referenced works due to the properties of low computational cost and insensitivity to the dynamic range problem. The prototype design can be also extended to different antenna sets.

We need only few numbers of iteration to complete SVD process due to the property of superlinear-convergence rate of the proposed SL-SVD. The SL-SVD is division-free and only multiplication operation is introduced in each iteration. The A.B.S. and orthogonality reconstruction (OR) are also utilized for updating and vector correction, so that we can use only 10-bit precision in our design. That is why our design is area and power efficient

## V. SIMULATION RESULTS

The validity of the proposed MIMO channel estimation algorithm is investigated via Matlab™ simulations.




Fig 1: Transmission based signal generation and modulation approach where the signal is generated while carrier signal is obtained for modulation.

Figure 1 and Figure 2 show the MSE simulation results for the transmitted signal and their response in complex format




Fig 2: Channel estimation with accuracy as the result represent theoretical and estimated result .The signal is mapped with the expected output and graph is show the variation in the outcomes.




Fig 3: Channel estimation using Quantization based approach algorithm and its Approximation result.The symbol rate defines the performance of the system that can be used to define efficiency




Fig 4: Channel Spectrum allocation in dynamic Mode Approximation result. The graph shows the spectrum allocation of the system with continuous signal generation mechanism.






Fig 8: Channel receiver Plot with defined Real coefficient result. The symbol prediction accuracy is specified along the Inphase signal and the vibrational result

From the results shown in Figure 6, it is apparent that the signal transmitted as information is properly estimated and obtained.

## VI. CONCLUSION

In this paper, we propose a superlinear-convergence rate SVD algorithm. The algorithm can obtain the SVD results of the complex MIMO-OFDM channel matrices about 25 times faster than other referenced algorithms. The superlinear-convergence speed makes this algorithm suitable for the channels with short coherent time. Moreover, the SL-SVD engine can be extended to decompose their smaller channel matrices with little hardware overhead. The total computational cost is low owing to the superlinear-convergence rate. A hardware implementation with 90 nm technology is also presented. The chip has the feature of 0.48 core area, 18 mW power consumption, being able to handling 7 M-channel-matrices/s, and can be extended to deal with different transmit and receive antenna sets.

## VII. REFERENCES

- [1] A. Goldsmith, S. A. Jafar, N. Jindal, and S. Vishwanath, "Capacity limits of MIMO channels," *IEEE J. Sel. Areas Commun.*, vol. 21, no. 5, pp. 684–702, Jun. 2003.
- [2] Specification of IEEE 802.11n physical layer [Online]. Available
- [3] D. J. Love and R. W. Heath, "Limited feedback unitary precoding for spatial multiplexing systems," *IEEE Trans. Inf. Theory*, vol. 51, no. 8, pp. 2967–2976, Aug. 2005.
- [4] G.H Golub and C. F. Van Loan, *Matrix Computations*. Baltimore, MD: The Johns Hopkins Univ., 1996.
- [5] C. Michalke, M. Stege, F. Schäfer, and G. Fettweis, "Efficient tracking of eigenspaces and its application to eigenbeamforming," in *Proc. IEEE Pers., Indoor, Mobile Radio Commun. (PIMRC)*, 2003, vol. 3, pp. 2847–2851.
- [6] A. S. Y. Poon, D. N. C. Tse, and R. W. Brodersen, "An adaptive multi-antenna transceiver for slowly flat fading channels," *IEEE Trans. Commun.*, pp. 1820–1827, Nov. 2003.
- [7] D. Markovic, R. W. Brodersen, and B. Nikolic, "A 70 GOPS, 34 mW," in *Proc. IEEE Symp. VLSI Cir-multi-carrier MIMO chip in 3.5 cuits*, 2006, pp. 158–159.

- [8] T. J. Willink, "Efficient adaptive SVD algorithm for MIMO applications," *IEEE Trans. Signal Process.*, pp. 615–622, Feb. 2008.
- [9] C. Senning, C. Studer, P. Luethi, and W. Fichtner, "Hardware-efficient steering matrix computation architecture for MIMO communication systems," in *Proc. IEEE Int. Symp. Circuits Syst.*, May 2008, pp. 304–307.
- [10] N. D. Hemkumar and J. R. Cavallaro, "A systolic VLSI architecture for complex SVD," in *Proc. IEEE Int. Symp. Circuits Syst.*, May 1992, vol. 3, pp. 1061–1064.
- [11] M. Clark, *IEEE 802.11a WLAN Model*. New York: Mathworks, Inc. Jun. 2003
- [12] T. K. Paul and T. Ogunfunmi, "Wireless LAN comes of age: Understanding the IEEE 802.11n amendment," *IEEE Circuits Syst. Mag.*, vol. 8, no. 1, pp. 28–54, 1st Quarter, 2008.
- [13] D. Markovic, B. Nikolic, and R. W. Brodersen, "Power and area minimization for multidimensional signal processing," *IEEE J. Solid-State Circuits*, vol. 42, no. 4, pp. 922–934, Apr. 2007.
- [14] D. J. Love and R. W. Heath, Jr., "Equal gain transmission in multiple input multiple-output wireless systems," *IEEE Trans. Commun.*, vol. 51, no. 7, pp. 1102–1110, Jul. 2003.